View 1810-0118_8899170.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

keysight n4960a serial bert 17 and 32 gb/s data sheet affordable characterization and manufacturing test solution for transceivers up to 32 gb/s 16gfc, 32gfc, 100g ethernet, infniband fdr, infniband edr, and fast serdes
02 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet figure 1. place signal close to dut. product highlights C full data rate pattern generation and error detection C integrated clock source with calibrated stress capability C built-in selection of prbs and common telecom/datacom test patterns C fully programmable user-defned patterns C remote heads place the signal very close to dut solving the need for speed without breaking your budget verifying 100g ethernet or 16gfc transceivers requires a bert operating beyond 13g. this often results in multiple designers needing to share the one serial bert in the lab delaying their characterization, along with the development schedule. the n4960a bert has fast transition times and real time ber count updates. in addition, low intrinsic jitter provides continuously settable clock frequencies allowing data rates from 5 to 32 gb/s rates and from 4 to 17 gb/s. as a result, high quality signals produce hfhhqwoghlwlqwkhhhirulpsuryhgphdvxuhphqwdffxudf the solution is compactallowing it to be easily transported throughout the lab and manufacturing. compact architecture the n4960a serial bert system consists of the n4960a clock source/controller plus re - mote pattern generator (n4951a/b) and error detector (n4952a) heads. the controller can operate as a stand alone clock source, with jitter injection, in addition to providing the pre - cision timing and control required for remote pattern generator and error detector heads. place signal close to dut 7khfrqfhswriuhprwhkhdgvouvwlqwurgxfhglwkwkh1pxwlfkdqqh%(57 controller, puts the pattern generation and error detection near the device under test, eliminating long cables which degrade the signal. this is especially important beyond 17 gb/s.
03 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet integrated 32 gb/s operation pattern generator and error detector remote heads are available in two data rate verions: C 17 gb/s versions operate over 4 to 17 gb/s C 32 gb/s versions operate over 5 to 32 gb/s both versions operate over their entire band with no gaps or missing data rates. the numbers 17 or 32 form the last two digits of the model/option number and indicate the data rate range of the remote head. for example, C n4951a-p32 pattern generator operates over 5 to 32 gb/s; C n4952a-e17 error detector operates over 4 to 17 gb/s the remote heads generate and test full rate patterns directly without the need for external multiplexers and delay matching. each includes a selection of prbs pattern lengths, along with a large selection of common telecom, datacom, and clock stress test patterns including k28.5, cjpat, cjtpat, jspat, jtspat, etc. pattern generator heads are available in n4951a and n4951b models. the signal fdelity in the eye is outstanding. output parameters of amplitude, offset, and termination voltage are user settable. each n4960a controller can support 0 remote heads 1 pattern generator head only 1 error detector head only 1 pattern generator and 1 error detector head 2 pattern generator heads complete, compact, fexible confgurations 17 gb/s and 32 gb/s bert does your application need a full bert? keysight offers a surprisingly affordable total solution which includes both pattern generation and error detection capability. tied together with our n4980a multi-instrument bert software, this combination provides a powerful bert solution. of course, the system also operates without the error detector or pattern generator, for applications which require these confgurations. alternatively two pattern generators can be connected to a controller with programma - ble delay skew control between the generators for use in i-q modulator applications. figure 2. typical eye at 14 gb/s.
04 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4951b-h17/-h32 pattern generator high amplitude remote head the n4951b-h17/-h32 provides 6 v differential outputs suitable for directly driving vcsels, tosas and optical modulators without the need for external amplifers. in addi - tion to eliminating the need for extra signal connections and power supplies, integrating the higher voltage driver inside the pattern generator allows direct amplitude control from the same user interface with the other pattern generator controls. the n4951b pattern generator also features improved rise/fall times and lower intrinsic jitter performance to meet the needs of todays characterization requirements in server, line card, backplane and communications ic applications. figure 3. external amplifer with external power supply versus the n4951b-h17/-h32. figure 4. n4951b-h32 output at 28 gb/s 6 v p-p differential.
05 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4951b-d17/-d32 pattern generator with 5-tap de-emphasis remote head the n4951b-d17/-d32 de-emphasis options provide integrated 5-tap de-emphasis (1 pre-cursor, 3 post cursors) and are available in 17 gb/s and 32 gb/s versions. the de-emphasis head provides designers with the signal pre-distortion capability required for transmitter emulation and equalization when characterizing receivers, backplanes, and systems. simplify tap weight computation the n4980a multi-instrument bert software includes a powerful de-emphasis tap weight computation tool that simplifes the process of computing tap weights, reducing the time required to a few seconds. starting from a measured or simulated s-parame - ter fle of the data path to be equalized, the software calculates the optimum tap values necessary to create the ideal compensation flter response. the user can control tap confgurations, so different solutions with different ranges of pre- and post-cursors can be synthesized. once the data has been analyzed and desired results obtained, a single click loads the computed tap weights directly into the n4951b-d17/-d32 pattern gener - ator head. figure 5. no de-emphasis. figure 7. de-emphasis tap weight calculator. figure 6. de-emphasis equalization applied.
06 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet choose the complement of stress sources you need the controller is offered in two versions. the n4960a-cj0 is the base model and is ideal for many optical serial data applications, providing a single tone of sinusoidal jitter injec - tion. settable over a wide range of frequencies and modulation depth, it facilitates jitter tolerance testing and general receiver characterization. for applications which require a more complex stress recipe, the n4960a-cj1 includes two independent sources of sinusoidal along with broadband true random jitter sources. the multiple stress generators allow you to build a low level base foor that is a mixture of random and possibly sinusoidal jitter. in addition, all clock outputs can be modulat - ed with spread spectrum, with a deviation settable up to 1.0 % of the clock frequency (10,000 ppm). figure 8. stress sources. stressed clock n4960a-cj1 only random jitter sinusoidal jitter 2 1 hz to 200 mhz sinusoidal jitter 1 1 hz to 200 mhz periodic jitter 1 hz to 17 mhz 2.5 to 16 ghz synthesizer ssc modulation (n4960a-cj1 only)
07 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet integrated control interface and analysis software support for the n4960a serial bert is included in the n4980a multi-instru - ment bert software. the base software provides an intuitive user interface and is free of charge. with the base software, you can perform single-channel ber, multi-channel ber with an unlimited number of channels, and bathtub mea - surements. measurement results can be plotted or saved, as well as complete test setups. the optional jitter tolerance pack - age adds single and multi-channel jtol measurements with a choice of search algorithms. testing jtol in multi-lane de - vices in parallel is much faster than testing each lane individually, and more represen - tative of the actual operating environment with live traffc present on all lanes. with the jtol template editor, you can create templates to meet the testing criteria of the most common standards. the jtol package requires a license to use. the n4980a multi-instrument bert soft - ware also facilitates the setup and execu - tion of multi-channel ber measurements. the multi-channel n4960a control window supports up to 4x n4960a berts allow - ing for easy setup and instrument control during synchronous or asynchronous chan - nel testing in 100gbe applications. figure 9. n4980a multi-instrument bert software. figure 10. n4980a multi-channel ber measurement interface. figure 11. n4960a multi-channel hardware confguration.
08 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet programmable patterns for special pattern requirements, pro - grammable patterns up to 8 mb in length can be easily created with powerful editing tools built into the n4980a multi-instru - ment bert software. patterns can then be uploaded into the n4960a serial bert controller. the programmable pattern editor is used to create and manage pattern streams. pattern streams are composed of one or more sub-patterns. each sub-pattern contains a single pattern defnition. using sub-patterns allows users to break down complex patterns for easier organization. sub-patterns can be edited at the bit level using the edit pattern dialog box. in this dialog box, users can create, view, edit, and fnd specifc bit sequences. once the pattern defnition is complete, it can be validated and uploaded to the n4960a serial bert controller. it can also be saved to the pc as a *.cpf fle. figure 12. programmable pattern editor. figure 13. sub-pattern editor.
09 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet general purpose serial data clock source in addition to being a bert solution, the n4960a serial bert controller is a clock synthesizer. the n4960a can be used with other non-stressed berts to provide jitter capability. you can also use it for general purpose serial data characterization appli - cations. when used as a bert by attaching the pattern generator and error detector remote heads, the bert settings override the settings for the clock outputs. three clock outputs a traditional bert setup uses a stressed (jittered) clock source for the pattern generator and a clean (non-jittered) clock for the error detector. the phase delay between these clocks must be adjustable in fne resolution of time to center the error detector sample point in the eye. the n4960a serial bert controller has dedicated outputs for both jittered and delayed signals. in addition, a clean divided clock output is provided for applications requiring a sub rate reference, or as a trigger for sampling oscilloscopes. each output is confgured as a differen - tial signal but can be used single ended without the need to terminate the unused output. to address the requirements of any application, the amplitude, offset voltage, termination voltage, and coupling can be independently set on each of the three outputs. two independent sj sources (single source in n4960a-cj0 serial bert controller) for the n4960a serial bert controller the stress source choices are one (n4960a- cj0) or two (n4960a-cj1) tones of high frequency sinusoidal jitter (sj) with user settable frequency and amplitude (phase deviation). the sj sources are summed with random jitter and any externally ap - plied high band jitter. the frequency range of the two sj sources is 1 hz to 200 mhz with a modulation range of up to 1.0 ui. high deviation pj source a separate modulation path is available for low frequency (high deviation) stress injec - tion. this path is operated when all of the high frequency band (low deviation) stress sources (sj1, sj2, rj, and external low deviation) are disabled. the low band path operates over lower modulation frequencies, up to 17 mhz (using internal pj), or up to 4 mhz (external). the modulation source can be either an internally generated sinusoid (periodic jitter, or pj), or externally supplied through the ext jitter in connector. true random jitter source (n4960a-cj1 serial bert controller) the rj source provides true gaussian random jitter with a crest factor of at least 14. the unfltered spectral content is fat from dc to the contour of the high frequency band modulator, which has C3 db bw at approximately 320 mhz. for applications which require a specifed rj frequency contour, an external flter can be placed in the rj modulation signal path. both a low pass and a high pass flter can be used in series when both ends of the spectrum require fltering. the rj modulation is calibrated with no flters in the path. however, if a flter is inserted in the rj path, then the modulation amplitude will be attenuated from the calibrated value due to the flter attenuation. figure 14. clock outputs.
10 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet spread spectrum clock (n4960a-cj1 serial bert controller) the main synthesizer in the n4960a-cj1 serial bert controller can be modulated to enable spread spectrum clocking (ssc). spread spectrum clocking is not gener - ally considered to be a stress, but rather a method of controlling electromagnetic interference (emi), by spreading the peak energy of the system clock over a broad portion of the spectrum. in practice, ssc modulates the system clock in the device with a large phase deviation at a relatively low frequency, generally 30 or 33 khz. the modulation wave shape is usually a triangle wave, to keep the power spec - trum even over the modulation band. ssc is included in clock synthesizers used in berts to emulate a transmitter from a de - vice which employs ssc. to assure proper tracking of the bert or sampling scope testing a device with ssc, all three clock outputs of the n4960a-cj1 (jittered, delayed and divided) are modulated with the same ssc signal. the ssc deviation range is 0 to 1% (1% = 10,000 ppm). the modulation envelope is a triangle wave - form. the modulation frequency can be set from 1 hz to 50 khz. in addition, there are three settings for deviation direction: down, center, and up (relative to the clock frequency setting). large library of common stress patterns the n4960a serial bert controller comes with a library of stress patterns including prbs, divided clock, jspat, jtspat, k28 series, and cj series for optical telecom and datacom testing. jitter tolerance testing keysight provides an affordable solution for testing jitter tolerance. the n4980a multi-instrument bert software saves you time and money by providing a way to eff - ciently test jitter tolerance. the optional jtol measurement package (n4980a-jts) performs jitter tolerance compliance and characterization. setup is quick and easy using the jitter tolerance setup panel. figure 15. jitter tolerance setup panel in n4980a.
11 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet ber measurement results of each tested sinusoidal jitter point can be displayed in graphical format. a green colored dot on the graph at right indicates the point at which the receiver is passing, a red col - ored x indicates a synchronization issue, and the maroon colored + sign indicates the point at which the ber threshold has been exceeded. the x-axis of the graph is pj/sj frequency and the y-axis is pj/sj amplitude. the compliance template is shown with a dashed line. the minimum and maximum bounds for the characterization test are shown with a solid line. the results can also be displayed in tabu - lar format (figure 17) and can be saved to a fle for future analysis. the jitter amplitude and frequency test points are defned in a template fle which can be edited by simply pointing and click - ing a mouse or entering the information in the numeric felds (figure 18). figure 16. jitter tolerance graph view. figure 17. jitter tolerance table view. figure 18. template fle.
12 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet serdes circuits are often integrated into the design of fpgas, asics, and other commu - nication ics. to ensure successful integra - tion, serdes circuits must be fully tested and characterized before integration. figure 18 shows a confguration for testing the received data through a loopback in a n4960a controller divided clk out n4960a controller n4960a controller n4960a controller clk in clk in clk in n4951a-p32 pattern generator n4951a-p32 pattern generator n4951a-p32 pattern generator n4951a-p32 pattern generator n4952a-e32 error detector n4952a-e32 error detector clock data recover 4 x 25 gb/s optical module 4 x 25 gb/s 25 gb/s 25 gb/s 25 gb/s 25 gb/s 25 gb/s 25 gb/s 25 gb/s 25 gb/s caui2 electrical interferface laser drivers vertical cavity surface emitting lasers trans impedance amplifiers pin photodiodes n4952a-e32 error detector n4952a-e32 error detector 100 ge-sr4 optical interface mmf n4960a controller n4951a-p32 pattern generator n4952a-e32 error detector dut rx tx figure 19. test setup for 100g ethernet. figure 20. test setup for communication ics. 100g ethernet the 100g ethernet is the next generation 25 gb/s standard for evaluating chip-to- chip and chip-to-module electrical com - munication links within optical networks. the example confguration below (figure 19) requires four 25 gb/s lanes. this is fast serdes design in fpga and other communication ics typical applications accomplished using four 32 gb/s pattern generators (n4951a-p32 or n4951b- h32/-d32) to the input of the optical module. the optical module is tested in loopback mode with the receivers elec - trical outputs connected to four 32 gb/s error detectors. this confguration supports asychro - nous clocking on all 4 lanes, which is required for characterizing 100ge-sr4 system components. serdes. the ber and jitter tolerance can be measured at all rates up to 32 gb/s using the n4960a serial bert on the transmit side of a serdes. the pattern editor in the n4980a multi-in - strument bert software enables the design of stress patterns and pattern streams for the specifc application. in addition, the software simplifes the task of setting up and running ber and jitter tolerance tests.
13 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet 16gfc testing 16gfc devices requires equipment capable of 14.025 gb/s. used in the storage, computing, and communications industries, 16gfc devices must be accurately character - ized to strict tolerances. a basic confguration using the 17 gb/s bert system is shown above. n4951a-p17 (or n4951b-h17/-d17) and n4952a-e17 can be loaded with common stress patterns for 16gfc. you can also custom design your own patterns up to 8 mb in length and upload them into the n4960a serial bert. n4960a n4951a-p17 pattern generator n4952a-e17 error detector dut figure 21. test setup for 16gfc.
14 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4960a -cj0/n4960a -cj1 usb or gpib (n4960a -cj1 only) n 5 to 32 gb/s 10 10 5 to 32 gb/s 2.5 to 16 ghz 2.5 to 16 ghz rj ?lter loop main (jittered) output n4951a/b (pg) n4952a (ed) delayed output divided output low deviation modulator high deviation modulator delay rj sj2 sj1 ssc modulator 2.5 to 16 ghz synthesizer p j 10 mhz reference 10 mhz ref out ref in 10 mhz ext clock in ext jitter in dly clk in n4951a/b (pg) 5 to 32 gb/s n4960a -cj0/n4960a -cj1 usb or gpib (n4960a -cj1 only) n 10 10 2 to 8.5 ghz 2 to 8.5 ghz rj ?lter loop main (jittered) output delayed output divided output low deviation modulator high deviation modulator delay rj sj2 sj1 ssc modulator 2 to 8.5 ghz synthesizer p j 10 mhz reference 10 mhz ref out ref in 10 mhz ext clock in ext jitter in dly clk in 4 to 17 gb/s 4 to 17 gb/s n4951a/b (pg) n4952a (ed) n4951a/b (pg) 4 to 17 gb/s figure 22. block diagram (32 gb/s system). figure 23. block diagram (17 gb/s system). block diagram 32 gb/s serial bert block diagram 17 gb/s serial bert
15 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet confguration guide step 1. select the controller description n4960a-cj0 n4960a-cj1 periodic jitter single tone sinusoidal jitter multi-tone sinusoidal jitter random jitter spread spectrum clock step 2. select the pattern generator(s) 1 description n4951a n4951b n4951b p17 p32 h17 h32 d17 d32 data rate, 4 to 17 gb/s data rate, 5 to 32 gb/s data output connectors, 2.92 mm data output connectors, 2.4 mm output amplitude, single-ended, max 1.0 v (p-p) output amplitude, single-ended, max 1.5 v (p-p) output amplitude, single-ended, max 3.0 v (p-p) rise time (20% to 80%), 15 to 17 ps typical rise time (20% to 80%), 12 ps typical 5 tap de-emphasis 1. a second pattern generator may be selected that connects to the n4960a delay connector. step 3. select the error detector description n4952a-e17 n4952a-e32 data rate, 4 to 17 gb/s data rate, 5 to 32 gb/s step 4. select optional software description model number multi-instrument bert software n4980a jitter tolerance software package n4980a-jts
16 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4960a clock source/bert controller specifcations confguration frequency synthesizer with three differential outputs: jitter, delay, and divided. clock generator jitter and delay clocks are shared with the remote head port connectors. changing the controller clock output parameters while pattern generator and/or error detector remote heads are operating will effect their operation. pattern generator and error detector remote heads operate with a half-rate clock - therefore the remote head data rate will be double the frequency of the controller clock. frequency 1 to 16 ghz with no remote heads connected 2 to 8.5 ghz when one or two 17 gb/s remote heads are connected 2.5 to 16 ghz when one or two 32 gb/s remote heads are connected frequency resolution 1 khz (front panel) outputs jitter (stressed), delay, and divided (non-stressed) 2wswfrojudwlrdoorwswv differential, with amplitude, offset and termination voltage adjustment (can be used single-ended without terminating unused outputs) amplitude range 300 mv to 1.7 v (p-p), single-ended offset range C2.4 to +2.4 v (limited by termination voltage, see figure 24) on divided clock output, this is only valid when the divide ratio is a power of 2. termination voltage range C2.4 to +2.4 v (limited by offset voltage, see figure 24) rise time (20% to 80%) < 23 ps typical intrinsic jitter < 700 fs rms typical from 2 to 16 ghz duty cycle jitter and delay outputs 50% 5% divided output 50% 5% at divide ratios which are a power of 2 duty cycle varies between 33 and 66% at divide ratios which are not a power of 2 zkhgllghudwlrlvvhwwrirudpsolwghvp9 frequency accuracy 1 ppm typical, 5 ppm maximum reference frequency 10.0 mhz, single-ended output and input on rear panel external clock single-ended input can be substituted for internal synthesizer, drives all clocks maximum clock input amplitude 2 v (p-p) clock input sensitivity 200 mv typical external delayed clock input single-ended input drives delay clock outputs only maximum delayed clock input amplitude 2 v (p-p) delayed clock input sensitivity 150 mv typical spread spectrum clock (n4960a-cj1 serial bert controller only) phase deviation appears on all outputs (internal synthesizer only) deviation range 0 to 1.0% (10,000 ppm) modulation frequency range 1 hz to 50 khz modulation wave shape triangle deviation direction down spread, center spread, or up spread divided clock divide ratio 1, 2, 3,, 99,999,999, with no missing integers (waveshape of divided clock slower than 0+zlooehgliihuhwldwhg delayed clock delay range 0 to 1,000 ui delayed clock delay resolution 1 mui connector type all signals except 10 mhz ref in/out sma 10 mhz ref in, out bnc figure 24. maximum offset and termination voltage ranges. offset voltage vs termination voltage 2.0 1.0 0.0 ?1.0 ?2.0 ?2.0 ?1.0 0.0 1.0 2.0 valid settings of offset and termination voltages offset voltage (v) termination voltage (v)
17 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4960a clock source/bert controller jitter specifcations confguration calibrated stress is added to jitter clock output and the jitter remote head port clock through one of two modulators: a high deviation, low frequency path, or a low deviation, high frequency path. the amplitude of any stress appearing on the front panel jitter clock output will be 1/2 of the value appearing at the n4951a/b remote head pattern generator data output (if connected to the jitter port). changing stress amplitudes on the front panel jitter clock output will also change the level appearing on the pattern generator data output (connected to the jitter port). options n4960a-cj0 single tone sinusoidal jitter, low (sj) and high (pj) deviation, plus external input n4960a-cj1 two internal sinusoidal jitter, true random (rj) jitter, plus external input sj frequency range with no pattern generator head connected to jitter port: 1 hz to 200 mhz with an n4951a/b pattern generator head connected to the jitter port: 1 hz to 150 mhz, over-programmable to 200 mhz sj modulation range range of sj1 and sj2. the maximum combined peak jitter of sj1 + sj2 + rj (p-p) + external jitter are applied to the high frequency band modulator (see figures 25 and 26) with no pattern generator head connected to the jitter port: front panel output frequency 1 ghz to 3 ghz 0 to 1.0 ui p-p for modulation frequency 1 hz to 100 mhz, 0 to 0.5 ui p-p for modulation frequency > 100 mhz to 200 mhz, over-programmable to 1.0 ui front panel output frequency > 3 ghz to 16 ghz 0 to 1.0 ui p-p for modulation frequency 1 hz to 100 mhz, 0 to 0.7 ui p-p for modulation frequency > 100 mhz to 200 mhz, over-programmable to 1.0 ui with an n4951a/b pattern generator head connected to the jitter port: front panel output frequency > 2 ghz to 16 ghz 0 to 0.4 ui p-p for modulation frequency 1 hz to 30 mhz, 4 to 32 gb/s 0 to 0.165 ui p-p for modulation frequency >30 mhz to 150 mhz, 4 to 29 gb/s 0 to 0.1 ui p-p for modulation frequency >30 mhz to 150 mhz, >29 to 31.5 gb/s over-programmable to 0.5 ui rj modulation frequency contour flat from dc to modulator band pass: C3 db @ 320 mhz, single pole roll off to 500 mhz. loop through allows vhuwrfvwrplhfrwruelvhuwlj+3)ru/3)lorrsruhdusdho1rpldolpshgdfhlv)lowhu insertion loss will lower rj modulation depth below calibrated value rj modulation range with no pattern generator head connected to the jitter port: wrp8,upvfdehvhwswrp8,upvwrdoorzirulvhuwlrorvvlhwhudooowhuvewlvfdoleudwhg for settings > 25 mui. peak sum of all sj, rj and external input applied to high frequency modulation input is olplwhg5hihuwr6-prgodwlrudjhvshflofdwlrru figures 25 or 26. with an n4951a/b pattern generator head connected to the jitter port: 0 to 12 mui rms, 4 to 29 gb/s 0 to 7 mui rms, >29 to 31.5 gb/s over-programmable to 25 mui rj crest factor 14 minimum (p-p to rms ratio)
18 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet external high frequency band input confguration wide band low deviation external modulation input. external input is summed with sj1, sj2, and rj. high frequency band stress is not available when either low frequency pj or external is selected. modulation frequency range dc to at least 350 mhz, determined by high frequency modulator. C3 db bw ? 320 mhz modulation range peak sum of all sj, rj and external input applied to high frequency modulation input is limited. refer to sj modulation range specifcation or figures 25 and 26. low frequency (high deviation) modula - tion confguration periodic jitter (pj) or external input. sj, rj and high frequency external modulation sources are not available when either low frequency source is enabled. low frequency modulation frequency range pj 1 hz to 17 mhz external 1 hz to 4 mhz low frequency pj modulation range with no pattern generator head con - nected to the jitter port: front panel output frequency 1 to 16 ghz 0.001 to 100 ui for frequency 62.5 khz 0.001 to (6.25e6/ pj frequency) for frequency > 62.5 khz to 17 mhz (see figure 25) with an n4951a/b pattern generator head connected to the jitter port: front panel output frequency > 2 ghz to 16 ghz 0.001 to 50 ui for frequency 62.5 khz 0.001 to (3.125e6/ pj frequency) for frequency > 62.5 khz to 17 mhz (see figures 25 and 26) low frequency external modulation range with no pattern generator head con - nected to the jitter port: front panel output frequency 1 to 16 ghz 0.001 to 50 ui for frequency 68.4 khz 0.001 to (3.42e6/modulation frequency) for frequency > 68.4 khz to 4 mhz (see figure 25) with an n4951a/b pattern generator head connected to the jitter port: : front panel output frequency > 2 ghz to 16 ghz 0.001 to 25 ui for frequency 68.4 khz 0.001 to (1.71e6/modulation frequency) for frequency > 68.4 khz to 4 mhz (see figure 25 and 26)
19 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet figure 25c. clock frequency > 15 to 16 ghz; max - imum n4960a jitter clock output modula - tion amplitude when no remote pattern generator head is attached to the jitter port.. figure 25a. clock frequency 1 to 3 ghz; maxi - mum n4960a jitter clock output modula - tion amplitude when no remote pattern generator head is attached to the jitter port.. figure 25b. clock frequency > 3 to 15 ghz; max - imum n4960a jitter clock output modula - tion amplitude when no remote pattern generator head is attached to the jitter port.. maximum n4960a clock output modulation range when no pattern generator remote head is connected
20 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet figure 26a. maximum n4960a jitter clock output modulation amplitude when a remote pattern generator head is attached to the jitter port. figures 26b. maximum n4951a/b pattern gen - erator remote head data output modulation amplitude. maximum n4960a clock output and n4951a/b data output modulation ranges when a pattern generator remote head is connected
21 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4951a/n4951b 7 pattern generator remote head specifcations confguration remote mountable head operates with n4960-cj0 / n4960a-cj1. data rate range n4951a-p32/n4951b-h32 / n4951b-d32 5 to 32 gb/s data rate range n4951a-p17/n4951b-h17 / n4951b-d17 4 to 17 gb/s data rate resolution 2 kb/s pattern selection prbs (hardware generated) 2 n C 1, n = 7, 9, 10, 11, 15, 23, 29, 31, 33, 35, 39, 41, 45, 47, 49, 51 telecom/datacom k28.3, k28.5, k28.7, cjpat, cjtpat, crpat, jspat, jtspat clock 2, 4, 8, ..., 64, 2 = 0101, 4 = 0011, ..., 64 = 32 0s followed by 32 1s user 1 bit to 8 mb pattern invert available for all patterns error injection single or uniform rate error injection rates 10- n , n = 3, 4, 5, 6, 7, 8, 9 2wswfrojudwlr liihuhwldo0dehrshudwhgvljohhghgzlwkrwvhgrwswwhupldwhglwrrsohgzlwk internal bias tee output data connectors n4951a n4951b 2.92 mm female 2.4 mm female output data amplitude n4951a n4951b-h17/n4951b-h32 n4951b-d17/d32 100 mv (p-p) to 1.0 v (p-p), single-ended, in 5 mv steps 300 mv (p-p) to 3.0 v (p-p), single-ended, in 5 mv steps 300 mv (p-p) to 1.5 v (p-p), single-ended, in 5 mv steps output data crossing point adjustable 35 to 65% offset voltage range C2 v to +2 v. offset range limited by termination voltage termination voltage range C2 v to +2 v. termination voltage limited by offset voltage output data delay range 0 to 2,000 ui 6 , in 2 mui steps rise time (20% to 80%) n4951a-p17 n4951a-p32 n4951b-h17 n4951b-h32 n4951b-d17 n4951b-d32 17 ps typical, 20 ps maximum 1, 3 16 ps typical, 20 ps maximum 2, 3 12 ps typical, 15 ps maximum 1, 4 12 ps typical. 15 ps maximum 2, 4 16 ps typical, 20 ps maximum 1 15 ps typical, 19 ps maximum 2 jitter 6 n4951a n4951b-h17 n4951b-h32 n4951b-d17 n4951b-d32 1.3 ps rms typical 5 < 750 fs typical 1, 4, 5 < 650 fs typical 2, 4, 5 < 600 fs typical 1,5 < 650 fs typical 2,5 hhpskdvlvfrojudwlr n4951b-d17 n4951b-d32 only 5-tap: pre-cursor, post-cursor 1, post-cursor 2, post-cursor 3 pre-cursor 0 to +30 db 8 post-cursor 1 0 to C30 db 8 post-cursor 2 C30 to +30 db 8 post-cursor 3 C30 to +30 db 8 1. at 14 gb/s 2. at 28 gb/s 3. at 1 v (p-p) amplitude, single-ended 4. at >= 1 v (p-p) amplitude, single-ended 5. jitter rms is measured on an eye diagram from 86100 dca with 70 ghz remote heads and precision time base, n4960a driven with an external clock e.g. keysight e8257d 6. data delay spec applies only to a pattern generator connected to the delay port. 7. n4951b pattern generator heads are only supported on keysight n4960a controllers with serial numbers higher than us53083001, otherwise an n4960a controller upgrade is required. 8. cursor amplitudes are specifed relative to the preceding cursor e.g. post-cursor 1 amplitude is relative to the main cursor amplitude; post-cursor 2 amplitude is relative to post-cursor 1; post-cursor 3 amplitude is relative to post-cursor 2; pre-cursor amplitude is relative to post-cursor 3.
22 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4951a/n4951b 7 pattern generator remote head specifcations (contd) sj 1 frequency range 1 hz to 150 mhz, over-programmable to 200 mhz sj modulation range range of sj1 and sj2. the maximum combined peak jitter of sj1 + sj2 +rj (p-p) + external jitter are applied to the high frequency band modulator (see figure 26). 0 to 0.8 ui p-p for modulation frequency 1 hz to 30 mhz, 4 to 32 gb/s 0 to 0.33 ui p-p for modulation frequency >30 mhz to 150 mhz, 4 to 29 gb/s 0 to 0.2 ui p-p for modulation frequency >30 mhz to 150 mhz, >29 to 31.5 gb/s over-programmable to 1.0 ui rj 1 modulation range 0 to 24 mui rms, 4 to 29 gb/s 0 to 14 mui rms, >29 to 31.5 gb/s over-programmable to 50 mui rms low frequency pj 1 modulation range wr8,iruiuhthfn+ 0.002 to (6.25e6/ pj frequency) for frequency > 62.5 khz to 17 mhz (see figure 26) low frequency external modulation range wr8,iruiuhthfn+ 0.001 to (3.42e6/modulation frequency) for frequency > 68.4 khz to 4 mhz (see figure 26) high frequency external modulation range see figure 20 indicators ch id C connected to n4960a channel atten C error condition occurred and logged in error log on C data output on 1. jitter injection specs (sj, pj, rj, ext) apply only to a pattern generator connected to the jitter port.
23 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet n4952a-e32/-e17 error detector remote head specifcations confguration remote mountable head operates with n4960a-cj0/n4960a-cj1. data rate range (n4952a-e32) 5 to 32 gb/s data rate range (n4952a-e17) 4 to 17 gb/s data rate resolution 2 kb/s pattern selection prbs (hardware generated) 2n C 1, n = 7, 9, 10, 11, 15, 23, 29, 31, 33, 35, 39, 41, 45, 47, 49, 51 telecom/datacom k28.3, k28.5, k28.7, cjpat, cjtpat, crpat, jspat, jtspat clock 2, 4, 8, ..., 64. 2 = 0101, 4 = 0011 ,..., 64 = 32 0s followed by 32 1s user 1 bit to 8 mb ,swfrojudwlr liihuhwldo0dehvljohhghgzlwkvhglswwhupldwhglwrwhupldwlrlfoghgfrsohg with internal bias tee input connectors 2.92 mm female maximum input amplitude 1 v (p-p) single-ended; 2 v (p-p) differential input sensitivity < 85 mv (p-p) single-ended 1 (typically <50 mv) termination voltage C2 v to +2 v input data delay range 0 to 2,000 ui in 2 mui steps input data decision threshold range C1 v to + 1 v in 1 mv steps indicators ch id C connected to n4960a channel run C ber measurement running errors C bit errors occurring data loss C no data detected sync loss C not synchronized to the incoming data stream atten C error condition occurred and recorded into error log 1. at <= 28 gb/s general specifcations remote control interface usb2.0 and ieee-488 (gpib) power requirements voltage 100 to 240 vac, auto-ranging frequency 50 to 60 hz power consumption 170 w maximum temperature, operating +15o to +35o c temperature, non-operating C40o to +70o c dimensions (height, width, and depth) n4960a 100 mm (3.9 in) x 214 mm (8.4 in) x 425 mm (16.7 in) n4951a 50 mm (1.9 in) x 109 mm (4.3 in) x 222 mm (8.7 in) n4952a 50 mm (1.9 in) x 109 mm (4.3 in) x 222 mm (8.7 in) n4951b 50 mm (1.9 in) x 109 mm (4.3 in) x 273 mm (10.75 in) pg/ed cable length 1.0 m (39.7 in) mass n4960a 3.2 kg (7.0 lbs) n4951a (with cable) 0.86 kg (30.3 oz) n4952a (with cable) 0.86 kg (30.3 oz) n4951b (with cable) 1.0 kg (35.3 oz)
24 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet regulatory standards emc complies with european emc directive 2004/108/ec C iec/en 61326-1 C cispr pub 11 group 1, class a C as/nzs cispr 11 C ices/nmb-001 this ism device complies with canadian ices-001. cet appareil ism est conforme a la norme nmb-001 du canada. safety complies with european low voltage directive 2006/95/ec C iec/en 61010-1, 2nd edition C canada: csa c22.2 no. 61010-1 C usa: ul std no. 61010-1, 2nd edition german acoustic statement acoustic noise emission geraeuschemission lpa < 70 db lpa < 70 db operator position am arbeitsplatz normal position normaler betrieb per iso 7779 nach din 45635 t.19 ordering information all accessories required for operation are shipped with the system including those listed in the accessories tables below and do not need to be purchased separately. n4960a accessories part number qty description 12260-002 1 fuse, 2 a 250 v 5x20 mm, ceramic 12310-025 1 loop-back cable (opt cj1 only, installed in rear panel) n4951a accessories part number qty description 1810-0118 1 50 ohm termination, sma n4960-60018 2 cable, 2.92 mm m-m, 5.5 in n4960-60026 2 cable, 2.92 mm m-f, 5.5 in n4960-60023 1 cable, combo-d, 1 meter (connects controller to remote head) n4951b accessories part number qty description 08490-60012 2 10 db attenuator, 2.4 mm (opt h17, h32 only) 11904-60004 2 adapter, 2.4 mm f-2.92 mm m 85138-60002 1 50 ohm termination, 2.4 mm n4960-60006 2 cable, 1.85 mm m-m, 5.5 in n4960-60023 1 cable, combo-d, 1 meter (connects controller to remote head) n4952a accessories part number qty description 1810-0118 1 50 ohm termination, sma n4960-60018 2 cable, 2.92 mm m-m, 5.5 in n4960-60026 2 cable, 2.92 mm m-f, 5.5 in n4960-60023 1 cable, combo-d, 1 meter (connects controller to remote head) m8000-68750 1 cable discharger
25 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet ordering information (continued) serial bert 32 gb/s model number description n4960a-cj0 serial bert controller serial bert controller n4960a-cj1 serial bert controller with jitter injection serial bert controller with multi-tone jitter injection n4951a-p32 5 to 32 gb/s pattern generator remote head n4951b-h32 5 to 32 gb/s pattern generator high amplitude remote head n4951b-d32 5 to 32 gb/s pattern generator with 5-tap de-emphasis remote head n4952a-e32 5 to 32 gb/s error detector remote head serial bert 17 gb/s model number description n4960a-cj0 serial bert controller serial bert controller n4960a-cj1 serial bert controller with jitter injection serial bert controller with multi-tone jitter n4951a-p17 4 to 17 gb/s pattern generator remote head n4951b-h17 4 to 17 gb/s pattern generator high amplitude remote head n4951b-d17 4 to 17 gb/s pattern generator with 5-tap de-emphasis remote head n4952a-e17 4 to 17 gb/s error detector remote head model number description n4980a multi-instrument bert software n4980a-jts jitter tolerance software package n4980a-tds de-emphasis tap weight calculator tool (included with n4951b-d17/d32 purchase) warranty and calibration service for warranty and calibration service information, contact your local authorized keysight distributor or agilent sales department.
mykeysight www.keysight.com/find/mykeysight a personalized view into the information most relevant to you. www.axiestandard.org advancedtca ? extensions for instrumentation and test (axie) is an open standard that extends the advancedtca for general purpose and semiconductor test. keysight is a founding member of the axie consortium. atca ? , advancedtca ? , and the atca logo are registered us trademarks of the pci industrial computer manufacturers group. www.lxistandard.org lan extensions for instruments puts the power of ethernet and the web inside your test systems. keysight is a founding member of the lxi consortium. www.pxisa.org pci extensions for instrumentation (pxi) modular instrumentation delivers a rugged, pc-based high-performance measurement and automation system. three-year warranty www.keysight.com/find/threeyearwarranty keysights commitment to superior product quality and lower total cost of ownership. the only test and measurement company with three-year warranty standard on all instruments, worldwide. keysight assurance plans www.keysight.com/find/assuranceplans up to five years of protection and no budgetary surprises to ensure your instruments are operating to specification so you can rely on accurate measurements. www.keysight.com/quality keysight technologies, inc. dekra certified iso 9001:2008 quality management system keysight channel partners www.keysight.com/find/channelpartners get the best of both worlds: keysights measurement expertise and product breadth, combined with channel partner convenience. www.keysight.com/find/n4960a for more information on keysight technologies products, applications or services, please contact your local keysight office. the complete list is available at: www.keysight.com/find/contactus americas canada (877) 894 4414 brazil 55 11 3351 7010 mexico 001 800 254 2440 united states (800) 829 4444 asia pacifc australia 1 800 629 485 china 800 810 0189 hong kong 800 938 693 india 1 800 112 929 japan 0120 (421) 345 korea 080 769 0800 malaysia 1 800 888 848 singapore 1 800 375 8100 taiwan 0800 047 866 other ap countries (65) 6375 8100 europe & middle east austria 0800 001122 belgium 0800 58580 finland 0800 523252 france 0805 980333 germany 0800 6270999 ireland 1800 832700 israel 1 809 343051 italy 800 599100 luxembourg +32 800 58580 netherlands 0800 0233200 russia 8800 5009286 spain 0800 000154 sweden 0200 882255 switzerland 0800 805353 opt. 1 (de) opt. 2 (fr) opt. 3 (it) united kingdom 0800 0260637 for other unlisted countries: www.keysight.com/find/contactus (bp-07-10-14) 26 | keysight | n4960a serial bert 17 and 32 gb/s - data sheet this information is subject to change without notice. ? keysight technologies, 2014, 2015 published in usa, february 6, 2015 5991-0712en www.keysight.com

▲Up To Search▲

Price & Availability of 1810-0118

	To Download 1810-0118 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .